-
Notifications
You must be signed in to change notification settings - Fork 94
/
Copy pathcustom.cpp
12612 lines (11393 loc) · 300 KB
/
custom.cpp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*
* UAE - The Un*x Amiga Emulator
*
* Custom chip emulation
*
* Copyright 1995-2002 Bernd Schmidt
* Copyright 1995 Alessandro Bissacco
* Copyright 2000-2025 Toni Wilen
*
* Complete rewrite 2024-2025
*/
#include "sysconfig.h"
#include "sysdeps.h"
#include <ctype.h>
#include <assert.h>
#include <math.h>
#include "options.h"
#include "uae.h"
#include "gensound.h"
#include "audio.h"
#include "sounddep/sound.h"
#include "events.h"
#include "memory.h"
#include "custom.h"
#include "newcpu.h"
#include "cia.h"
#include "disk.h"
#include "blitter.h"
#include "xwin.h"
#include "inputdevice.h"
#ifdef SERIAL_PORT
#include "serial.h"
#endif
#include "autoconf.h"
#include "traps.h"
#include "gui.h"
#include "picasso96.h"
#include "drawing.h"
#include "savestate.h"
#include "ar.h"
#include "debug.h"
#include "akiko.h"
#if defined(ENFORCER)
#include "enforcer.h"
#endif
#include "threaddep/thread.h"
#ifdef WITH_LUA
#include "luascript.h"
#endif
#include "crc32.h"
#include "devices.h"
#include "rommgr.h"
#ifdef WITH_SPECIALMONITORS
#include "specialmonitors.h"
#endif
#define VPOSW_DEBUG 0
#define FRAMEWAIT_MIN_MS 2
#define FRAMEWAIT_SPLIT 4
#define CYCLE_CONFLICT_LOGGING 0
#define CUSTOM_DEBUG 0
#define SPRITE_DEBUG 0
#define REFRESH_FIRST_HPOS 3
#define COPPER_CYCLE_POLARITY 1
#define HARDWIRED_DMA_TRIGGER_HPOS 1
#define REF_RAS_ADD_AGA 0x000
#define REF_RAS_ADD_ECS 0x200
#define REF_RAS_ADD_OCS 0x002
#define SPRBORDER 0
#define EXTRAWIDTH_BROADCAST 7
#define EXTRAHEIGHT_BROADCAST_TOP 0
#define EXTRAHEIGHT_BROADCAST_BOTTOM 0
#define EXTRAWIDTH_EXTREME 38
#define EXTRAHEIGHT_EXTREME 28
#define EXTRAWIDTH_ULTRA 77
#define LORES_TO_SHRES_SHIFT 2
#ifdef SERIAL_PORT
extern uae_u16 serper;
#endif
#define MAX_SCANDOUBLED_LINES 1200
struct pipeline_func
{
evfunc2 func;
uae_u16 v;
uae_u16 cck;
};
#define MAX_PIPELINE_REG 3
struct pipeline_reg
{
uae_u16 *p;
uae_u16 v;
};
static uae_u32 displayresetcnt;
uae_u8 agnus_hpos;
int agnus_hpos_prev, agnus_hpos_next, agnus_vpos_next;
static int agnus_pos_change;
static uae_u32 dmal_shifter;
static uae_u16 pipelined_write_addr;
static uae_u16 pipelined_write_value;
static struct rgabuf rga_pipe[RGA_SLOT_TOTAL + 1];
struct denise_rga rga_denise[DENISE_RGA_SLOT_TOTAL];
static struct linestate *current_line_state;
static struct linestate lines[MAX_SCANDOUBLED_LINES + 1][2];
static int rga_denise_cycle, rga_denise_cycle_start, rga_denise_cycle_count;
static int rga_denise_cycle_line = 1;
static struct pipeline_reg preg;
static struct pipeline_func pfunc[MAX_PIPELINE_REG];
static uae_u16 prev_strobe;
static bool vb_fast, vb_fast_prev;
static uae_u32 custom_state_flags;
static int not_safe_mode;
static bool dmal_next;
static int fast_lines_cnt;
static bool lineoptimizations_draw_always;
static uae_u32 scandoubled_bpl_ptr[MAX_SCANDOUBLED_LINES + 1][2][MAX_PLANES];
static bool scandoubled_bpl_ena[MAX_SCANDOUBLED_LINES + 1];
static evt_t blitter_dma_change_cycle, copper_dma_change_cycle, sprite_dma_change_cycle_on, sprite_dma_change_cycle_off;
static void empty_pipeline(void)
{
if (preg.p) {
*preg.p = preg.v;
preg.p = NULL;
}
}
static void push_pipeline(uae_u16 *p, uae_u16 v)
{
if (preg.p) {
// cpu or fast copper can cause this
empty_pipeline();
}
preg.p = p;
preg.v = v;
}
static void pipelined_custom_write(evfunc2 func, uae_u16 v, uae_u16 cck)
{
if (!cck || isrestore()) {
func(v);
return;
}
for (int i = 0 ; i < MAX_PIPELINE_REG; i++) {
struct pipeline_func *p = &pfunc[i];
if (!p->func) {
p->func = func;
p->v = v;
p->cck = cck;
return;
}
}
write_log("pipelined_custom_write overflow!\n");
}
static void handle_pipelined_custom_write(bool now)
{
for (int i = 0 ; i < MAX_PIPELINE_REG; i++) {
struct pipeline_func *p = &pfunc[i];
if (p->func) {
p->cck--;
if (!p->cck || now) {
auto f = p->func;
p->func = NULL;
f(p->v);
}
}
}
}
static uae_u32 rga_slot_in_offset, rga_slot_first_offset, rga_slot_out_offset;
static evt_t last_rga_cycle;
static void write_drga_strobe(uae_u16 rga)
{
struct denise_rga *r = &rga_denise[rga_denise_cycle];
r->rga = rga;
r->flags = 0;
r->line = rga_denise_cycle_line;
};
static void write_drga(uae_u16 rga, uaecptr pt, uae_u32 v)
{
struct denise_rga *r = &rga_denise[rga_denise_cycle];
r->rga = rga;
r->v = v;
r->pt = pt;
r->flags = 0;
r->line = rga_denise_cycle_line;
};
static void write_drga_dat_spr(uae_u16 rga, uaecptr pt, uae_u32 v)
{
struct denise_rga *r = &rga_denise[rga_denise_cycle];
r->rga = rga;
r->v = v;
r->pt = pt;
r->flags = 0;
r->line = rga_denise_cycle_line;
};
static void write_drga_dat_spr_wide(uae_u16 rga, uaecptr pt, uae_u64 v)
{
struct denise_rga *r = &rga_denise[rga_denise_cycle];
r->rga = rga;
r->v64 = v;
r->pt = pt;
r->flags = 0;
r->line = rga_denise_cycle_line;
};
static void write_drga_dat_bpl16(uae_u16 rga, uaecptr pt, uae_u16 v, int plane)
{
struct denise_rga *r = &rga_denise[rga_denise_cycle];
r->rga = rga;
r->v = v;
r->pt = pt;
r->flags = 0;
r->line = rga_denise_cycle_line;
};
static void write_drga_dat_bpl32(uae_u16 rga, uaecptr pt, uae_u32 v, int plane)
{
struct denise_rga *r = &rga_denise[rga_denise_cycle];
r->rga = rga;
r->v = v;
r->pt = pt;
r->flags = 0;
r->line = rga_denise_cycle_line;
};
static void write_drga_dat_bpl64(uae_u16 rga, uaecptr pt, uae_u64 v, int plane)
{
struct denise_rga *r = &rga_denise[rga_denise_cycle];
r->rga = rga;
r->v64 = v;
r->pt = pt;
r->flags = 0;
r->line = rga_denise_cycle_line;
};
static void write_drga_flag(uae_u32 flags, uae_u32 mask)
{
struct denise_rga *r = &rga_denise[rga_denise_cycle];
if (r->line != rga_denise_cycle_line) {
r->line = rga_denise_cycle_line;
r->rga = 0x1fe;
r->flags = 0;
}
r->flags &= ~mask;
r->flags |= flags;
}
static uae_u32 dummyrgaaddr;
struct rgabuf *write_rga(int slot, int type, uae_u16 v, uae_u32 *p)
{
struct rgabuf *r = &rga_pipe[(slot + rga_slot_first_offset) & 3];
bool strobe = (v >= 0x38 && v < 0x40) || v == 0x1fe;
if (r->reg != 0x1fe && !strobe) {
write_log("RGA conflict: %04x -> %04x, %08x | %08x -> %08x, %04x, %d\n",
r->reg, v,
p ? *p : 0, r->pv, (p ? *p : 0) | r->pv,
v,
slot);
}
// RGA bus address conflict causes AND operation
r->reg &= v;
r->type |= type;
r->alloc = 1;
if (p && r->p) {
// DMA address pointer conflict causes both old and new address to becomes old OR new.
r->conflict = r->p;
*r->p |= *p;
*p = *r->p;
r->pv |= *p;
} else if (p) {
r->p = p;
r->pv = *p;
}
return r;
}
STATIC_INLINE rgabuf *read_rga_out(void)
{
struct rgabuf *r = &rga_pipe[rga_slot_out_offset];
return r;
}
STATIC_INLINE rgabuf *read_rga_in(void)
{
struct rgabuf *r = &rga_pipe[rga_slot_in_offset];
return r;
}
struct rgabuf *read_rga(int slot)
{
struct rgabuf *r = &rga_pipe[(slot + rga_slot_first_offset) & 3];
return r;
}
bool check_rga_free_slot_in(void)
{
struct rgabuf *r = &rga_pipe[rga_slot_in_offset];
return r->alloc <= 0;
}
STATIC_INLINE bool check_rga_out(void)
{
struct rgabuf *r = &rga_pipe[rga_slot_out_offset];
return r->alloc;
}
bool check_rga(int slot)
{
struct rgabuf *r = &rga_pipe[(slot + rga_slot_first_offset) & 3];
return r->alloc;
}
static void clear_rga(struct rgabuf *r)
{
r->reg = 0x1fe;
r->p = NULL;
r->pv = 0;
r->type = 0;
r->alloc = 0;
r->write = false;
r->conflict = NULL;
}
static void shift_rga(void)
{
rga_slot_first_offset--;
rga_slot_in_offset--;
rga_slot_out_offset--;
rga_slot_first_offset &= 3;
rga_slot_in_offset &= 3;
rga_slot_out_offset &= 3;
struct rgabuf *r = &rga_pipe[rga_slot_first_offset];
clear_rga(r);
}
static void uae_abort (const TCHAR *format,...)
{
static int nomore;
va_list parms;
TCHAR buffer[1000];
va_start (parms, format);
_vsntprintf (buffer, sizeof (buffer) / sizeof(TCHAR) - 1, format, parms );
va_end (parms);
if (nomore) {
write_log (_T("%s\n"), buffer);
return;
}
gui_message (buffer);
nomore = 1;
}
static uae_u32 total_skipped = 0;
extern int cpu_last_stop_vpos, cpu_stopped_lines;
static int cpu_sleepmode, cpu_sleepmode_cnt;
extern int vsync_activeheight, vsync_totalheight;
extern float vsync_vblank, vsync_hblank;
/* Events */
evt_t vsync_cycles;
static int extra_cycle;
static int rpt_did_reset;
struct ev eventtab[ev_max];
struct ev2 eventtab2[ev2_max];
int vpos, vpos_prev;
bool lof_store; // real bit in custom registers
bool lof_display; // what display device thinks
static bool lof_detect, lof_pdetect;
static bool lof_detect_vsync;
static bool lol;
static bool linetoggle;
static int next_lineno;
int linear_vpos, linear_hpos, linear_vpos_prev[3], linear_hpos_prev[3];
static int linear_vpos_vsync;
static int linear_display_vpos;
int current_linear_vpos, current_linear_hpos;
int current_linear_vpos_nom, current_linear_hpos_short;
static int current_linear_vpos_temp, current_linear_hpos_temp;
static int current_linear_temp_change;
static bool display_redraw;
static int display_hstart_cyclewait, display_hstart_cyclewait_cnt, display_hstart_cyclewait_end;
static int display_hstart_cyclewait_skip, display_hstart_cyclewait_skip2;
static bool display_hstart_cyclewait_start;
static int agnus_trigger_cck;
static int linear_vpos_changes;
static enum nln_how nextline_how;
static bool prevlofs[3];
static bool vsync_rendered, frame_rendered, frame_shown;
static frame_time_t vsynctimeperline;
static frame_time_t frameskiptime;
static bool genlockhtoggle;
static bool genlockvtoggle;
static bool graphicsbuffer_retry;
static int cia_hsync;
static int nosignal_cnt, nosignal_status;
static bool nosignal_trigger;
static bool syncs_stopped;
int display_reset;
static bool initial_frame;
static int custom_fastmode_exit;
#if 0
static int custom_fastmode_bplextendmask;
#endif
static int plffirstline, plflastline;
/* Stupid genlock-detection prevention hack.
* We should stop calling vsync_handler() and
* hstop_handler() completely but it is not
* worth the trouble..
*/
static int vpos_lpen, hpos_lpen, hhpos_lpen, lightpen_triggered;
int lightpen_x[2], lightpen_y[2];
int lightpen_cx[2], lightpen_cy[2], lightpen_active, lightpen_enabled, lightpen_enabled2;
/*
* Hardware registers of all sorts.
*/
static uae_u16 cregs[256];
uae_u16 intena, intreq;
static uae_u16 intena2, intreq2;
uae_u16 dmacon;
static uae_u16 dmacon_next;
uae_u16 adkcon; /* used by audio code */
uae_u16 last_custom_value;
static bool dmacon_bpl;
static uae_u32 cop1lc, cop2lc, copcon;
/*
* Horizontal hardwired defaults
*
* 0x00 0 HC0 (genlock handling)
* 0x01 1 HC1 (START), (VSY serration pulse start)
* 0x09 9 VR1 (LOF=0 -> VE start, LOF=1 -> VE stop)
* 0x12 18 SHS ([HSSTRT] horizontal sync start), (VSY serration pulse end)
* 0x1a 26 VER1_P (HSY end of equalization pulse in PAL)
* 0x1b 27 VER1_N (HSY end of equalization pulse in NTSC)
* 0x23 35 RHS ([HSSTOP] horizontal sync end)
* 0x73 115 VR2 (LOF=1 -> VE start, LOF=0 -> VE stop), (VSY serration pulse start)
* 0x84 132 CEN ([HCENTER]), (VSY serration pulse end)
* 0x8c 140 VER2_P (CEN end of equalization pulse in PAL)
* 0x8d 141 VER2_N (CEN end of equalization pulse in NTSC)
* 0xe2 226 HC226 (LOL=0, [HTOTAL] PAL line, NTSC short line)
* 0xe3 227 HC227 (LOL=1, NTSC long line)
*
* Vertical hardwired defaults
*
* 0 SVB (start for Vertical Equalization zone)
* 2 VC2 (PAL/CEN/LOF=0 -> enable Vertical Sync zone)
* 3 VC3 (NTSC + PAL/SHS/LOF=1 enable Vertical Sync zone)
* 5 VC5 (PAL/SHS/LOF=0 + PAL/CEN/LOF=1 -> disable Vertical Sync zone)
* 6 VC6 (NTSC disable Vertical Sync zone)
* 7 VC7 (PAL LOF=0 stop for Vertical Equalization zone)
* 8 VC8 (PAL LOF=1 stop for Vertical Equalization zone)
* 9 VC9 (NTSC stop for Vertical Equalization zone)
* 20 RVB_N ([VBSTOP] NTSC)
* 25 RVB_P ([VBSTOP] PAL)
* 261 VC261 ([VBSTRT][VTOTAL] LOF=0, NTSC short frame)
* 262 VC262 ([VBSTRT] LOF=1, NTSC long frame)
* 311 VC311 ([VBSTRT][VTOTAL] LOF=0, PAL short frame)
* 312 VC312 ([VBSTRT] LOF=1, PAL long frame)
*/
/*
* Odd field:
*
* PAL
*
* HSYNC SHS to RHS
* VSYNC VC2/CEN to VC5/SHS
* CSYNC HSYNC + if VSYNC active: SHS to VER1 and CEN to VER2
*
* Vertical blank = VC312 + HC1 to RVB + HC1
* Vertical equalization = SVB + VR1 to VC7 + VR2
*
* Even field:
*
* HSYNC SHS to RHS
* VSYNC VC3/SHS to VC5/CEN
* CSYNC HSYNC + if VSYNC active: SHS to VER1 and CEN to VER2
*
* Vertical blank = VC311 + HC1 to RVB + HC1
* Vertical equalization start = SVB + VR2 to VC8 + VR1
*
*
* NTSC
*
* Odd field:
*
* HSYNC SHS to RHS
* VSYNC VC3/SHS to VC6/SHS
* CSYNC HSYNC + if VSYNC active: SHS to VER1 and CEN to VER2
*
* Vertical blank = VC262/HC1 to RVB/HC1
* Vertical equalization = SVB/VR1 to VC9/VR1
*
* Even field:
*
* HSYNC SHS to RHS
* VSYNC VC3/CEN to VC6/CEN
* CSYNC HSYNC + if VSYNC active: SHS to VER1 and CEN to VER2
*
* Vertical blank = VC261/HC1 to RVB/HC1
* Vertical equalization = SVB/VR2 to VC9/VR2
*
*/
/*
* Bitplane DMA enable logic OCS/ECS differences:
*
* OCS: DDFSTRT hard start limit flag is disabled when horizontal hard start position matches.
* It is enabled during active bitplane DMA's last cycle. (Ending due to either DDFSTOP or hardstop match).
* ECS: DDFTSTR/STOP hard limit work as documented.
* It is cleared when hard start matches and set when hard stop matches.
*
* OCS hard start limit bug: if line didn't have BPL DMA active, next line's BPL DMA can start earlier than start limit.
* (See music disk Ode to Ramon by Digital Force, bottom scroller "scanline affect" )
* This feature also prevents multiple DDFSTRT/STOP regions in same scanline. ECS/AGA does not have this limit.
*
* DDFSTRT match is ignored if DMACON BPLEN is not enabled. ECS/AGA allows it. Does not affect DDFSTOP.
* Switch DMACON BPLEN off, wait value to DDFSTRT that matches during current scanline,
* switch BPLEN on: if OCS, bitplane DMA won't start, ECS/AGA: bitplane DMA starts.
*
*/
static bool agnus_phsync, agnus_phblank;
static uae_u32 agnus_phblank_start, agnus_phblank_end, agnus_phsync_start, agnus_phsync_end, agnus_hsync_start, agnus_hsync_end;
static bool agnus_pvsync, agnus_pcsync, agnus_csync;
static int agnus_vb, agnus_pvb;
static bool agnus_vb_active;
static bool agnus_vb_start_line, agnus_pvb_start_line, agnus_vb_active_start_line;
static bool agnus_vb_end_line, agnus_pvb_end_line, agnus_vb_active_end_line;
static bool agnus_equzone;
static bool agnus_hsync, agnus_vsync, agnus_ve, agnus_p_ve;
static bool agnus_bsvb, agnus_bsvb_prev;
static bool agnus_equdis;
int maxhpos = MAXHPOS_PAL;
static int maxhpos_long;
int maxhpos_short = MAXHPOS_PAL;
static bool maxhpos_lol;
int maxvpos = MAXVPOS_PAL;
int maxvpos_nom = MAXVPOS_PAL; // nominal value (same as maxvpos but "faked" maxvpos in fake 60hz modes)
static int maxvpos_long;
int maxvpos_display = MAXVPOS_PAL; // value used for display size
int maxhpos_display = AMIGA_WIDTH_MAX;
int maxvsize_display = AMIGA_HEIGHT_MAX;
int maxvpos_display_vsync;
int vsync_startline;
static bool maxvpos_display_vsync_next;
static int maxhposm1;
int maxhposm0 = MAXHPOS_PAL;
static bool maxhposeven;
static int hsyncendpos, hsyncstartpos;
int hsync_end_left_border, hdisplay_left_border;
static int hsyncstartpos_start, hsyncstartpos_start_cycles;
static int hsyncstartpos_start_hw;
int hsyncstartpos_hw;
int hsyncendpos_hw;
int denisehtotal;
static int maxvpos_total = 511;
int minfirstline = VBLANK_ENDLINE_PAL;
int minfirstline_linear = VBLANK_ENDLINE_PAL;
float vblank_hz = VBLANK_HZ_PAL, fake_vblank_hz, vblank_hz_stored, vblank_hz_nom;
float hblank_hz;
static float vblank_hz_lof, vblank_hz_shf, vblank_hz_lace;
static int vblank_hz_mult, vblank_hz_state;
static struct chipset_refresh *stored_chipset_refresh;
int doublescan;
int programmedmode;
frame_time_t syncbase;
static int fmode_saved, fmode;
uae_u16 beamcon0, new_beamcon0;
static bool beamcon0_dual, beamcon0_pal;
uae_u16 bemcon0_hsync_mask, bemcon0_vsync_mask;
bool beamcon0_has_hsync, beamcon0_has_vsync, beamcon0_has_csync;
static uae_u16 beamcon0_saved;
static uae_u16 bplcon0_saved, bplcon1_saved, bplcon2_saved;
static uae_u16 bplcon3_saved, bplcon4_saved;
static uae_u16 ddfstrt_saved, ddfstop_saved, diwhigh_saved;
static uae_u32 saved_color_regs_aga[32];
static struct color_entry agnus_colors;
static int varsync_changed, varsync_maybe_changed[2];
static bool programmed_register_accessed_v, programmed_register_accessed_h;
static bool need_vdiw_check;
static int varhblank_lines, varhblank_val[2];
static int exthblank_lines[2];
static uae_u16 vt_old, ht_old, hs_old, vs_old;
uae_u16 vtotal, htotal;
static int maxvpos_stored, maxhpos_stored;
uae_u16 hsstop, hsstrt;
uae_u16 hbstop, hbstrt;
static int hbstop_cck, hbstrt_cck;
static int hsstop_detect, hsstop_detect2;
static uae_u16 vsstop, vsstrt;
static uae_u16 vbstop, vbstrt;
static uae_u16 hcenter;
static uae_u16 hsstrt_v2, hsstop_v2;
static bool ocs_blanked;
static uae_u16 sprhstrt, sprhstop, bplhstrt, bplhstop, hhpos;
static bool uhres_spr, uhres_bpl;
static int uhres_state;
static uae_u16 sprhstrt_v, sprhstop_v, bplhstrt_v, bplhstop_v;
static uaecptr hhbpl, hhspr;
static uae_s16 bplhmod;
static int ciavsyncmode;
static int diw_hstrt, diw_hstop;
static uae_u32 ref_ras_add;
static uaecptr refptr, refptr_p;
static uae_u32 refmask;
static int line_disabled;
static bool custom_disabled;
static int display_hstart_fastmode;
static int color_table_index;
static bool color_table_changed;
#define COLOR_TABLE_ENTRIES 2
static uae_u8 color_tables[COLOR_TABLE_ENTRIES * 256 * sizeof(uae_u32)];
#define HSYNCTIME (maxhpos * CYCLE_UNIT)
struct sprite {
uaecptr pt;
int vstart;
int vstop;
bool dblscan; /* AGA SSCAN2 */
int dmastate;
int dmacycle;
uae_u16 ctl, pos;
};
static struct sprite spr[MAX_SPRITES];
static int plfstrt_sprite;
uaecptr sprite_0;
int sprite_0_width, sprite_0_height, sprite_0_doubled;
uae_u32 sprite_0_colors[4];
static uae_u8 magic_sprite_mask = 0xff;
static int sprite_width;
static int sprite_sprctlmask;
int sprite_buffer_res;
static uae_s16 bpl1mod, bpl2mod;
static uaecptr bplpt[MAX_PLANES];
uae_u16 bplcon0;
static uae_u16 bplcon1, bplcon2, bplcon3, bplcon4;
static uae_u32 bplcon0_res, bplcon0_planes, bplcon0_planes_limit;
static int diwstrt, diwstop, diwhigh;
static int diwhigh_written;
static uae_u16 ddfstrt, ddfstop, ddf_mask;
static int diw_change;
/* The display and data fetch windows */
enum class diw_states
{
DIW_waiting_start, DIW_waiting_stop
};
int plffirstline_total, plflastline_total;
static int autoscale_bordercolors;
static int first_bpl_vpos;
static int last_decide_line_hpos;
static int last_fetch_hpos, last_decide_sprite_hpos;
static int diwfirstword, diwlastword;
static int last_diwlastword;
static int hb_last_diwlastword;
static int last_hdiw;
static diw_states vdiwstate, hdiwstate;
static int hdiwbplstart;
static int bpl_hstart;
static bool exthblank;
static int hsyncdebug;
int first_planes_vpos, last_planes_vpos;
static int first_bplcon0, first_bplcon0_old;
static int first_planes_vpos_old, last_planes_vpos_old;
int diwfirstword_total, diwlastword_total;
int ddffirstword_total, ddflastword_total;
static int diwfirstword_total_old, diwlastword_total_old;
static int ddffirstword_total_old, ddflastword_total_old;
bool vertical_changed, horizontal_changed;
int firstword_bplcon1;
static int copper_access;
uae_u16 clxdat;
static uae_u16 clxcon, clxcon2;
enum copper_states {
COP_stop,
COP_waitforever,
COP_read1,
COP_read2,
COP_bltwait,
COP_bltwait2,
COP_wait_in2,
COP_skip_in2,
COP_wait1,
COP_wait,
COP_skip,
COP_skip1,
COP_strobe_vbl_delay,
COP_strobe_vbl_delay2,
COP_strobe_vbl_delay_nodma,
COP_strobe_vbl_extra_delay1,
COP_strobe_vbl_extra_delay2,
COP_strobe_vbl_extra_delay3,
COP_strobe_delay_start,
COP_strobe_delay_start_odd,
COP_strobe_delay1,
COP_strobe_delay1_odd,
COP_strobe_delay2,
COP_strobe_extra // just to skip current cycle when CPU wrote to COPJMP
};
struct copper {
/* The current instruction words. */
uae_u16 ir[2];
enum copper_states state, state_prev;
/* Instruction pointer. */
uaecptr ip;
uaecptr strobeip;
// following move does not enable COPRS
int ignore_next;
int vcmp, hcmp;
int strobe; /* COPJMP1 / COPJMP2 accessed */
int strobetype;
enum copper_states strobe_next;
int moveaddr, movedata, movedelay;
uaecptr moveptr;
uaecptr vblankip;
evt_t strobe_cycles;
};
static struct copper cop_state;
static int copper_enabled_thisline;
/*
* Statistics
*/
uae_u32 timeframes;
evt_t frametime;
frame_time_t lastframetime;
uae_u32 hsync_counter, vsync_counter;
frame_time_t idletime;
int bogusframe;
static int display_vsync_counter, display_hsync_counter;
static evt_t display_last_hsync, display_last_vsync;
static int fetch_cycle;
static bool ddf_limit, ddfstrt_match, hwi_old;
static int ddf_stopping, ddf_enable_on;
static int bprun;
static evt_t bprun_end;
static int bprun_cycle;
static bool harddis_v, harddis_h;
struct custom_store custom_storage[256];
static uae_u16 dmal;
static int REGPARAM3 custom_wput_1(uaecptr, uae_u32, int) REGPARAM;
/*
* helper functions
*/
static bool safecpu(void)
{
return currprefs.cpu_model == 68000 && currprefs.cpu_cycle_exact && currprefs.blitter_cycle_exact && currprefs.m68k_speed == 0 && !(currprefs.cs_hacks & 16);
}
static void check_nocustom(void)
{
struct amigadisplay* ad = &adisplays[0];
if (ad->picasso_on) {
custom_disabled = true;
line_disabled |= 2;
} else {
custom_disabled = false;
line_disabled &= ~2;
}
}
STATIC_INLINE bool nodraw(void)
{
struct amigadisplay *ad = &adisplays[0];
bool nd = !currprefs.cpu_memory_cycle_exact && ad->framecnt != 0;
return nd;
}
static bool doflickerfix_possible(void)
{
return currprefs.gfx_vresolution && doublescan < 0 && vpos < MAXVPOS;
}
static bool doflickerfix_active(void)
{
return interlace_seen > 0 && doflickerfix_possible();
}
uae_u32 get_copper_address(int copno)
{
switch (copno) {
case 1: return cop1lc;
case 2: return cop2lc;
case 3: return cop_state.vblankip;
case -1: return cop_state.ip;
default: return 0;
}
}
void reset_frame_rate_hack(void)
{
if (currprefs.m68k_speed >= 0) {
return;
}
rpt_did_reset = 1;
events_reset_syncline();
vsyncmintime = read_processor_time() + vsynctimebase;
write_log(_T("Resetting frame rate hack\n"));
}
static void setclr(uae_u16 *p, uae_u16 val)
{
if (val & 0x8000) {
*p |= val & 0x7FFF;
} else {
*p &= ~val;
}
}
// is last display line?
static bool is_last_line(void)
{
return vpos == vsync_startline || vpos + 1 == vsync_startline;
}
static void docols(struct color_entry *colentry)
{
#ifdef AGA
if (aga_mode) {
for (int i = 0; i < 256; i++) {
int v = color_reg_get(colentry, i);
colentry->acolors[i] = getxcolor(v);
}
} else {
#endif
for (int i = 0; i < 32; i++) {
int v = color_reg_get(colentry, i);
colentry->acolors[i] = getxcolor(v);
}
#ifdef AGA
}
#endif
}
// 141 is largest hardwired hpos comparison position.
#define HW_HPOS_TABLE_MAX 142
static bool hw_hpos_table[HW_HPOS_TABLE_MAX];
static uae_u8 prg_hpos_table[256];
static void updateprghpostable(void)
{
memset(prg_hpos_table, 0, sizeof prg_hpos_table);
prg_hpos_table[hsstrt & 0xff] |= 1;
prg_hpos_table[hsstop & 0xff] |= 2;
prg_hpos_table[hbstrt & 0xff] |= 4;
prg_hpos_table[hbstop & 0xff] |= 8;
prg_hpos_table[hcenter & 0xff] |= 16;
}
static void updatehwhpostable(void)
{
int isntsc = (beamcon0 & BEAMCON0_PAL) ? 0 : 1;
hw_hpos_table[26] = false;
hw_hpos_table[27] = false;
hw_hpos_table[140] = false;
hw_hpos_table[141] = false;
if (isntsc) {
hw_hpos_table[27] = true;
hw_hpos_table[141] = true;
} else {
hw_hpos_table[26] = true;
hw_hpos_table[140] = true;
}
}
/* The fetch unit mainly controls ddf stop. It's the number of cycles that
are contained in an indivisible block during which ddf is active. E.g.
if DDF starts at 0x30, and fetchunit is 8, then possible DDF stops are
0x30 + n * 8. */
static uae_u32 fetchunit, fetchunit_mask;
/* The delay before fetching the same bitplane again. Can be larger than
the number of bitplanes; in that case there are additional empty cycles
with no data fetch (this happens for high fetchmodes and low
resolutions). */
static uae_u32 fetchstart, fetchstart_shift, fetchstart_mask;
/* fm_maxplane holds the maximum number of planes possible with the current
fetch mode. This selects the cycle diagram:
8 planes: 73516240
4 planes: 3120
2 planes: 10. */
static uae_u32 fm_maxplane, fm_maxplane_shift;
/* The corresponding values, by fetchmode and display resolution. */
static const uae_u8 fetchunits[] = { 8,8,8,0, 16,8,8,0, 32,16,8,0 };
static const uae_u8 fetchstarts[] = { 3,2,1,0, 4,3,2,0, 5,4,3,0 };
static const uae_u8 fm_maxplanes[] = { 3,2,1,0, 3,3,2,0, 3,3,3,0 };
static uae_s8 cycle_diagram_table[3][3][9][32];
static uae_s8 cycle_diagram_free_cycles[3][3][9];
static uae_s8 cycle_diagram_total_cycles[3][3][9];
static uae_s8 *curr_diagram;
static const uae_s8 cycle_sequences[3 * 8] = { 2,1,2,1,2,1,2,1, 4,2,3,1,4,2,3,1, 8,4,6,2,7,3,5,1 };
static int fetchmode, fetchmode_size, fetchmode_mask, fetchmode_bytes;
static int fetchmode_fmode_bpl, fetchmode_fmode_spr;
static int real_bitplane_number[3][3][9];
/* Disable bitplane DMA if planes > available DMA slots. This is needed
e.g. by the Sanity WOC demo (at the "Party Effect"). */
STATIC_INLINE int GET_PLANES_LIMIT(uae_u16 bc0)
{
int res = GET_RES_AGNUS(bc0);
int planes = GET_PLANES(bc0);
return real_bitplane_number[fetchmode][res][planes];
}
static void debug_cycle_diagram(void)
{
int fm, res, planes, cycle, v;
TCHAR aa;
for (fm = 0; fm <= 2; fm++) {
write_log(_T("FMODE %d\n=======\n"), fm);
for (res = 0; res <= 2; res++) {
for (planes = 0; planes <= 8; planes++) {
write_log(_T("%d: "), planes);
for (cycle = 0; cycle < 32; cycle++) {
v = cycle_diagram_table[fm][res][planes][cycle];
if (v == 0) aa = '-'; else if (v > 0) aa = '1'; else aa = 'X';
write_log(_T("%c"), aa);
}
write_log(_T(" %d:%d\n"), cycle_diagram_free_cycles[fm][res][planes], cycle_diagram_total_cycles[fm][res][planes]);
}
write_log(_T("\n"));
}
}
fm = 0;
}
static void create_cycle_diagram_table(void)
{
int fm, res, cycle, planes, rplanes, v;
int fetch_start, max_planes, freecycles;
const uae_s8 *cycle_sequence;
for (fm = 0; fm <= 2; fm++) {
for (res = 0; res <= 2; res++) {
max_planes = fm_maxplanes[fm * 4 + res];
fetch_start = 1 << fetchstarts[fm * 4 + res];
cycle_sequence = &cycle_sequences[(max_planes - 1) * 8];
max_planes = 1 << max_planes;
for (planes = 0; planes <= 8; planes++) {
freecycles = 0;
for (cycle = 0; cycle < 32; cycle++) {
cycle_diagram_table[fm][res][planes][cycle] = -1;
}
if (planes <= max_planes) {
for (cycle = 0; cycle < fetch_start; cycle++) {