Skip to content
View MatthieuMichon's full-sized avatar
  • Paris

Block or report MatthieuMichon

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
MatthieuMichon/README.md
  • πŸ‘‹ Hi, I’m Matthieu
  • πŸ‘€ I’m interested in programmable hardware (FPGAs); Python and Linux.
  • 🌱 I’m currently learning to solve programming challenges; streamlining FPGA project flows; and software-defined radio.

Pinned Loading

  1. vivado-vhdl-time-const-calc vivado-vhdl-time-const-calc Public

    Xilinx Vivado issue with VHDL time type handling

    Tcl

  2. vivado-tcl-proc-name-poc vivado-tcl-proc-name-poc Public

    Proof-of-concept for triggering a bug in Vivado

    Tcl

  3. fpga-jtag-axi-demo fpga-jtag-axi-demo Public

    Basic JTAG / AXI demonstration on Xilinx's FPGA.

    Tcl 5 1

  4. advent-of-code advent-of-code Public

    Solutions to πŸŽ„πŸŒŸ https://adventofcode.com/ πŸŽ„πŸŒŸ programming puzzles written in Python.

    Python 2

  5. picorv32 picorv32 Public

    Forked from YosysHQ/picorv32

    PicoRV32 - A Size-Optimized RISC-V CPU

    Verilog

  6. simfifo simfifo Public

    FIFO functional model in VHDL-2008

    VHDL