- 👋 Hi, I’m @SudeepJoshi22
- 👀 I’m interested in ... Computer Architecture, VLSI, and Analog Electronics
- 🌱 I’m currently learning ... RISC-V ISA and Microarchitecures
- 💞️ I’m looking to collaborate on ... RISC-V projects
- 📫 How to reach me ... follow me on Linkedin: https://www.linkedin.com/in/sudeep-joshi-569951207/
Popular repositories Loading
-
Minor-Project-2023-RISC-V-processor
Minor-Project-2023-RISC-V-processor PublicVerilog HDL code and documentation for pipelined RISC-V processors designed as a minor project by a team of 4. Includes testbench files, documentation, and sample programs. Completed as part of our…
-
CORDIC-Unit
CORDIC-Unit PublicCORDIC Unit Design and Synthesis Using Verilog HDL and YOSYS
Python 1
-
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.