Skip to content

Conversation

JorgeArias8644
Copy link

En este modulo se utilizan los modulos xor3a1n, mux4, mux2 y CLA para conformar 1 bit de ALU

htfab pushed a commit to htfab/ttihp-verilog-template that referenced this pull request Aug 7, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant