A simple TDR based cable tester with verilog and FPGA. Currently it's work in progress.
Status:
- TDR impulse creation
- UART for triggering/readout
- TDR impulse detection
-
Notifications
You must be signed in to change notification settings - Fork 0
TDR cable tester using verilog and FPGA
License
simonyiszk/KaFluke
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
TDR cable tester using verilog and FPGA
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published