Skip to content

Issues: lnis-uofu/OpenFPGA

Beta
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

113 Open 343 Closed
113 Open 343 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Routing Failure During Repack in VPR while Mapping Adder Chains.
#2014 opened May 28, 2025 by code-joswin
Multiple local connections on same output in Switch Box
#1994 opened May 9, 2025 by mustafaarslan0
3
SDC issue
#1985 opened Apr 28, 2025 by kikuchito
1
Support Hex String in mode bits of both OpenFPGA architecture file and bitstream setting file
#1979 opened Apr 17, 2025 by tangxifan
1
OpenFPGA Shell Run failed with returncode -11
#1969 opened Mar 17, 2025 by hhnurr
1
Mininum delay value in LUT SDC
#1925 opened Dec 17, 2024 by AndreaMazzan
1
Bitstream manipulation for programmable clock network
#1909 opened Nov 26, 2024 by tangxifan
Reduce Unique Tiles in FPGA Fabric to Simplify Implementation Efforts
#1903 opened Nov 18, 2024 by AhmadHouraniah
2
QL-MemoryBank-Flatten "num_wl" is ignored when "num_regions" is defined
#1901 opened Nov 18, 2024 by mustafaarslan0
1
Tileable routing architecture
#1828 opened Sep 10, 2024 by narutozxp
Getting fanin error while trying to use custom pinlocations
#1814 opened Aug 30, 2024 by PradyumnaG
1
Getting an error regarding route_chan_width
#1755 opened Jul 23, 2024 by PradyumnaG
1
Bitstream updates and reconfiguration support in OpenFPGA
#1723 opened Jun 23, 2024 by ohault
1
Assertion '1 == driver_switches.size()
#1710 opened Jun 12, 2024 by kpatinos-intel
1
repacker seems underconstrained and fully constrained would be simpler and easier to work with
#1673 opened May 16, 2024 by rs-dhow
repacker greatly alters one LUT in 2xLUT5 mode of an FLE in some cases when other LUT5 is unused yet configured as a wire-LUT in the .net
#1672 opened May 16, 2024 by rs-dhow
repacker changes internal feedback path to external feedback
#1671 opened May 16, 2024 by rs-dhow
repacker/bitstream generation changes internal block muxing to different IPIN
#1670 opened May 16, 2024 by rs-dhow
bitstream generation changes net routing
#1669 opened May 16, 2024 by rs-dhow
cbx/cby muxes lose inputs if they are on same "index"
#1668 opened May 16, 2024 by rs-dhow
Failed to execute openfpga flow - 00_and2_MIN_ROUTE_CHAN_WIDTH
#1660 opened May 9, 2024 by Gurusatwik
Power analysis report
#1626 opened Apr 16, 2024 by Gurusatwik
1
VPR flat_routing support
#1611 opened Apr 3, 2024 by alaindargelas
2
Repack failure for nets with multiple destinations within a complex block.
#1588 opened Mar 3, 2024 by Crossbomber
1
the output file which contains the position of macros
#1575 opened Feb 20, 2024 by ducminhnguyen123
1
ProTip! no:milestone will show everything without a milestone.